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Section outline 
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Market trends 
Silicon frequency references 
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Crystal oscillators 
 1880: piezoelectricity 
discovered by the Curies 
 1917: XTAL resonance 
explored by Langevin for 
SONAR 
 1919: frequency control 
using XTALs by Nicholson 
and Cady 
 1919 – present: XOs 
proliferate; billions of 
units distributed annually 
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LC-vacuum tube oscillators 
 1883: Edison stumbles 
across what becomes 
known as the Edison 
effect 
 1904: Fleming patents 
the oscillation valve 
using the Edison effect  
 1906 – 1970: high 
frequency LC vacuum 
tube oscillators 
dominate radios 
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Phase-locked frequency synthesis 
 1932: phase locking introduced 
by H. de Bellescise,  
“La Réception Synchrone,” 
Onde Electrique, vol. 11 
 1947: Transistor invented at 
Bell Labs 
 1952: TI demonstrates the first 
transistor radio 
 1969: Grebene and Camenzind,  
“Phase Locking As A New 
Approach For Tuned Integrated 
Circuits,” ISSCC 
 1980s – present: XTALs + PLLs 
become the de facto frequency 
source in microelectronics 
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Typical wireline reference frequencies 
Protocol (Application): Rate ± Required Accuracy 
– CAN/LinBus (Auto): ~kHz ±1500ppm – ±15kppm  
– USB 2.0 (PC and CE): 48MHz ±500ppm 
– SATA Gen. 1 – Gen. 3 (HDD): 25MHz ±350ppm 
– PCI/PCIe (PC): 33/66MHz ±300ppm 
– Firewire/IEEE1394 (PC and CE): 49.152MHz ±100ppm 
– 1G Ethernet (Data com.): 25MHz ±100ppm 
Observations 
– Rates are <100MHz  
– Fundamental physical limit to XTAL frequency based on geometry 
– Most accuracy requirements > ±100ppm 
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Typical wireless reference frequencies 
Protocol (Application): Freq. ± Required Accuracy 
– Bluetooth, Zigbee (Network radios): 20MHz ±25ppm 
– GSM, etc. (Cellular radios): 13MHz ±5ppm 
– ASK TPMS (Auto): 9.838MHz ±238ppm 
Observations 
– Most frequencies <20MHz 
– Most accuracy requirements <±25ppm 
– Narrowband communications: accuracy must be high 
– Wideband communications: accuracy relaxed  
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General observations 
Wireline applications require: 
– >±100ppm at <100MHz 
RF applications:  
– <±25ppm at <50MHz 
Standard frequency synthesis 
– Low-frequency XTAL 
– High-frequency channel-rate PLL 
– Often PLLs are used to boost the reference 
frequency to the channel-rate PLL 
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Typical frequency generation 
10’s of MHz 
100’s of MHz  GHz 
GHz 
10’s of MHz 
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Quartz crystal growth 
Courtesy of Epson Toyocom: http://www.epsontoyocom.co.jp/english/special/crystal/enjoy/plant/crystal.html 
Alkaline solution 
NaOH 
Na2CO3 
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Quartz crystal growth 
Courtesy of Epson Toyocom: http://www.epsontoyocom.co.jp/english/special/crystal/enjoy/plant/crystal.html 
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Quartz crystal growth 
Courtesy of Epson Toyocom: http://www.epsontoyocom.co.jp/english/special/crystal/enjoy/plant/crystal.html 
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Crystal unit manufacturing 
Courtesy of Epson Toyocom: http://www.epsontoyocom.co.jp/english/special/crystal/enjoy/plant//timing.html 
Lapping 
Surface hills and valleys are  
removed with a grinding fluid 
Polishing 
The wafer is polished to a 
mirror finish with an abrasive 
compound 
Etching 
The wafer surface is etched 
to remove roughness 
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Crystal unit manufacturing 
Courtesy of Epson Toyocom: http://www.epsontoyocom.co.jp/english/special/crystal/enjoy/plant//timing.html 
Sputtering 
The wafer is coated with 
gold and chrome 
Contour etching 
The gold and chrome is 
removed 
Chip snap-off  Base  Glass lid 
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Crystal unit manufacturing 
Courtesy of Epson Toyocom: http://www.epsontoyocom.co.jp/english/special/crystal/enjoy/plant//timing.html 
Glass lid 
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So is there a problem? 
Manufacturing 
– Pro: cost effective through economies of scale 
– Con: 2-6 months for crystal growth alone; manufacturing 
line required for each individual frequency 
Scalability 
– Pro: size and frequency have scaled historically 
– Con: limits to scaling are imminent 
Functionality and performance 
– Pro: quartz is a very stable frequency reference 
– Con: quartz is a rock; ckts are required for functionality 
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Market trends in timing 
Market Trends 
Quartz 
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Replacing quartz altogether 
 No crystal reference 
 Self-contained, self-referenced silicon frequency sources 
 Can it be done? And with what technology? 
 How would it perform? Could it really rival quartz? 
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EMERGING SILICON  
FREQUENCY GENERATORS 
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Section outline 
Key challenges 
MEMS-referenced PLLs 
– Discera 
– SiTime 
Self-referenced CMOS oscillators 
– Mobius Microsystems 
– Silicon Laboratories 
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Key challenges 
Quartz is a high-Q reference 
– Low jitter and low phase noise are “free” 
– Low power is “free” 
Quartz is stable 
– Low TC depending on cut/mode (e.g. AT/BAW) 
– Environmentally robust 
Quartz is inexpensive 
– Economies of scale make AT/BAW XTALs ~$0.10 
A rival tech. will need to compete with this 
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Emerging MEMS technologies 
High-Q MHz MEMS resonator  Packaged device 
High-Q MHz MEMS resonator  Packaged device 
Resonator 
Silicon 
Resonator 
Silicon 
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MEMS architecture 
1’s of MHz  10’s of MHz 
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MEMS challenges 
Requires frequency trimming 
High TC (~20ppm/°C); requires temperature compensation 
Limited power handling; high far-from-carrier phase noise 
Nonlinear transduction; noise upconverts 
High motional impedance; difficult circuit design 
New manufacturing process; added cost 
Hermetic packaging 
PLL VCO sets performance 
Loop multiplication is high; noise accumulates 
Fractional-N PLL is noisier that integer PLLs 
T-comp. induces discrete frequency steps 
High-Q benefits of the resonator not realized 
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Emerging CMOS technologies 
Single-chip, self-referenced CMOS 
frequency generator (0.25μm) 
Single-chip, self-referenced CMOS 
frequency generator (0.13μm) 
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CMOS oscillator architectures 
DC  1GHz  10-200MHz 
DC 
4GHz  10-200MHz 
Dig.  Dig. 
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Conceptual comparison 
Requires frequency trimming 
High TC (~30ppm/°C); material property 
Limited power handling 
Nonlinear transduction; noise upconv. 
High motional impedance 
New manufacturing process 
Hermetic packaging 
Requires frequency trimming 
High TC (~40ppm/°C); multidimensional 
Power limited only by technology node 
Flicker noise upconversion 
Low impedance 
Well-established manufacturing platform 
Standard packaging 
PLL VCO sets noise performance 
Loop multiplication is high; noise 
Fractional-N PLL is noisy 
T-comp. scheme induces frequency steps 
High-Q benefits not realized 
LC sets noise performance 
Frequency division reduces noise 
No PLL; free-running 
Continuous analog T-comp. 
Superior performance despite low-Q LC 
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SELF-REFERENCED 
CMOS OSCILLATORS 
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Section outline 
Motivating concepts 
Architecture 
Implementation challenges 
Implementations 
Production challenges 
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Motivation and concepts 
Develop an all-silicon frequency source 
– Leverage advances in RF CMOS 
– Explore performance limits of CMOS oscillators  
Conceive an architecture to achieve 
– Low frequency error 
– Low phase noise and low jitter 
Develop with an eye toward wireline timing 
– USB (±500ppm), S-ATA (±350ppm), PCI (±300ppm) 
– But achieving <100ppm would be a great achievement 
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Motivation and concepts 
Key concepts 
– Far-from-carrier phase noise is the most 
significant contributor to timing jitter  
– Linear frequency multiplication/division 
increases/decreases phase noise power 
quadratically 
– Drift in solid-state oscillators can be 
understood and compensated 
With these concepts is it possible to 
develop a monolithic lower-Q RF LC 
oscillator and achieve low timing jitter as 
well as low frequency error? 
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Motivation and concepts 
Offset from 
fundamental 
(Hz) 
SSB 
phase noise  
PSD 
(dBc/Hz) 
sine 
square 
p = RMS period jitter 
o = fundamental radian frequency 
To = fundamental period 
 fm = offset frequency from fundamental 
(No/Po)fm= phase noise at offset fm from fundamental 
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Motivation and concepts 
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Motivation and concepts 
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Simplified architecture 
Free-run a CMOS RF LC oscillator at over 1GHz 
Design high-resolution process trimming 
Design open-loop temperature compensation 
Actively regulate the power supply  
Frequency divide by a large factor 
Develop a low jitter, stable 10-200MHz reference 
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Simplified oscillator architecture 
TR[12:0] 
Cf [12:0] 
MR[12:0]  TR[12:0] 
Cf [12:0] 
MR[12:0] 
TC[5:0]  TC[5:0] 
vctrl(T) 2.5 
Cv [5:0] 
TC[5:0] 
vctrl(T)  2.5 
Cv [5:0] 
TC[5:0] 
2.5 
vbias 
2.5 
CMOS oscillators  Introduction  Silicon freq. gen.  Benchmarking  Conclusions 40 of 91 
Simplified chip architecture 
LCO 
vctrl(T)  ICTAT 
IPTAT 
+ 
_ 
I2C  
FLL  
SSCG 
NVM Control 
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MTP 
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Implementation challenges 
 Due to the parasitic RL & RC present 
in a integrated implementation: 
 RL(T) & RC(T) cause a temperature-
induced frequency drift: 
 Temperature drift is negative, 
concave down and dominated by RL 
RL 
L C 
 RC 
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Implementation challenges 
gm-amp injects current 
onto net capacitance 
Waveform is distorted 
voltage  current 
 The transconductor causes a 
harmonic work imbalance 
(HWI) between C and L 
which leads to drift 
 Frequency drift due to 
harmonic work imbalance is 
a function of the normalized 
Fourier coefficients, hi(n), 
of the current waveform 
 Note, as Q  , drift due to 
harmonic work imbalance 
approaches 0 
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Implementation challenges 
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Implementation challenges 
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 T-comp. circuits are 
highly sensitive to  
self-heating effects in 
packages with high JA 
 Locally, temperature 
can increase by ~3°C 
 Globally, such increases 
raise the net die 
temperature by 2°C 
 These mismatches 
introduce freq. error 
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Implementation challenges 
 Molding compound shifts 
frequency due to fringing 
E-field (new r) 
 Molding compound can 
impart mechanical stress 
on last metal interconnect 
 Both are can be contained, 
but illustrate additional 
implementation challenges 
 Planar last metal processes 
are less sensitive 
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Production challenges 
Each design effort is a major challenge 
– Models are typically missing TC parameters 
– 2nd and 3rd order effects do not sim. accurately 
Yet, with the presented architecture: 
– any device can be trimmed ideally, 
– but can each be trimmed economically? 
Process variation causes: 
– The frequency to vary from part to part 
– The TC to vary from part to part (this is why the  
two are orthogonal in Mobius’ architecture) 
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Production challenges 
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Recently published implementations 
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Michael S. McCorquodale, et al., “A 0.5–480MHz Self-Referenced CMOS Clock 
Generator with 90ppm Total Frequency Error and Spread Spectrum Capability,” IEEE 
Int. Solid State Circuits Conf. Dig. of Tech. Papers, San Francisco, CA 2008. 
Michael S. McCorquodale, et al., “A Monolithic and Self-Referenced 
RF LC Clock Generator Compliant with USB 2.0,” IEEE J. of Solid 
State Circuits, vol. 42, no. 2, Feb. 2007, pp. 385-399. 
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PERFORMANCE  
BENCHMARKING 
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Section outline 
Frequency generators 
– Epson 24MHz XO 
– Discera/SiTime 12/20MHz MEMS-referenced PLLs  
– SiLabs/*Mobius 24MHz CMOS oscillators 
Measure 
– Total frequency error from -20C to 90°C 
– Single sideband phase noise PSD 
– RMS phase jitter integrated from 12kHz to 5MHz 
– RMS period and cycle-to-cycle jitter  
– Start-up latency 
– Power dissipation 
*Performance data reported on Mobius’ product herein is for its 2nd generation device; performance has not been published 
academically though the datasheet is published and the reported product is currently sampling  
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SSB phase noise PSD 
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SSB phase noise PSD 
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SSB phase noise PSD 
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SSB phase noise PSD 
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SSB phase noise PSD 
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Integrated phase jitter 
Brick wall filter 
SSB phase 
noise PSD 
(dBc/Hz) 
Offset 
(Hz)  x y 
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Integrated phase jitter 
SSB phase 
noise PSD 
(dBc/Hz) 
Offset 
(Hz) 
High-pass filter, H(fm) 
x y 
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RMS phase jitter (12kHz to 5MHz) 
Brick wall filter 
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RMS phase jitter (12kHz to 5MHz) 
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RMS phase jitter (12kHz to 5MHz) 
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RMS phase jitter (12kHz to 5MHz) 
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RMS phase jitter (12kHz to 5MHz) 
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RMS period and c-c jitter 
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RMS period and c-c jitter 
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RMS period and c-c jitter 
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RMS period and c-c jitter 
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Start-up latency 
323μs 
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Start-up latency 
2.17ms 
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Start-up latency 
6.52ms 
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Start-up latency 
2.08ms 
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Start-up latency 
24.2μs 
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Spread spectrum clock generation 
Time domain          
clock signal 
12.2dB                 
7th Harmonic Peak 
Power Reduction  
32kHz, -1%  24MHz, 
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Summary of measured performance 
Frequency (MHz)  24 12 20 24 24 
Worst case frequency error 
from -20-90C (ppm) 
9  10 50 53 54 
SSB phase noise (dBc/Hz) @ 
10Hz/100Hz 
1kHz/10kHz 
100kHz/1MHz 
-91/-119 
-129/-148 
-154/-162 
-28/-62 
-90/-82 
-93/-116 
-29/-54 
-95/-86 
-93/-119 
-24/-53 
-80/-113 
-141/-151 
-24/-56 
-86/-112 
-135/-154 
RMS phase jitter integrated 
from 12kHz to 5MHz (ps) 
0.24 256 199 1.33 1.88 
RMS period/c-c jitter (ps)  3.48/6.37 36.44/47.32  11.77/16.86  6.36/10.33  3.64/6.26 
Start-up latency (ms)  0.323  2.17 6.52 2.08  0.0242 
Unloaded VDD/IDD (V/mA)  3.3/2.8 3.3/3.2  3.3/13.8  3.3/13.1  3.3/3.0 
Unloaded power (mW)  9.2  10.6 45.5 43.2  9.9 
*These are devices that are currently available via distribution channels; devices exhibiting better performance may exist 
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Summary of measured performance 
Frequency (MHz)  24 12 20 24 24 
Worst case frequency error 
from -20-90C (ppm) 
9 10  50 53 54 
SSB phase noise (dBc/Hz) @ 
10Hz/100Hz 
1kHz/10kHz 
100kHz/1MHz 
-91/-119 
-129/-148 
-154/-162 
-28/-62 
-90/-82 
-93/-116 
-29/-54 
-95/-86 
-93/-119 
-24/-53 
-80/-113 
-141/-151 
-24/-56 
-86/-112 
-135/-154 
RMS phase jitter integrated 
from 12kHz to 5MHz (ps) 
0.24  256 199  1.33 1.88 
RMS period/c-c jitter (ps)  3.48/6.37  36.44/47.32 11.77/16.86  6.36/10.33  3.64/6.26 
Start-up latency (ms)  0.323  2.17 6.52 2.08  0.0242 
Unloaded VDD/IDD (V/mA)  3.3/2.8 3.3/3.2  3.3/13.8 3.3/13.1  3.3/3.0 
Unloaded power (mW)  9.2 10.6  45.5 43.2  9.9 
*These are devices that are currently available via distribution channels; devices exhibiting better performance may exist 
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Summary of measured performance 
Frequency (MHz)  24 12 20 24 24 
Worst case frequency error 
from -20-90C (ppm) 
9 10  50 53 54 
SSB phase noise (dBc/Hz) @ 
10Hz/100Hz 
1kHz/10kHz 
100kHz/1MHz 
-91/-119 
-129/-148 
-154/-162 
-28/-62 
-90/-82 
-93/-116 
-29/-54 
-95/-86 
-93/-119 
-24/-53 
-80/-113 
-141/-151 
-24/-56 
-86/-112 
-135/-154 
RMS phase jitter integrated 
from 12kHz to 5MHz (ps) 
0.24  256 199  1.33 1.88 
RMS period/c-c jitter (ps)  3.48/6.37  36.44/47.32 11.77/16.86  6.36/10.33  3.64/6.26 
Start-up latency (ms)  0.323  2.17 6.52 2.08  0.0242 
Unloaded VDD/IDD (V/mA)  3.3/2.8 3.3/3.2  3.3/13.8 3.3/13.1  3.3/3.0 
Unloaded power (mW)  9.2 10.6  45.5 43.2  9.9 
*These are devices that are currently available via distribution channels; devices exhibiting better performance may exist 
Benchmarking  Introduction  Silicon freq. gen.  CMOS oscillators  Conclusions 81 of 91 
Summary of measured performance 
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-24/-56 
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-135/-154 
RMS phase jitter integrated 
from 12kHz to 5MHz (ps) 
0.24  256 199 1.33 1.88 
RMS period/c-c jitter (ps)  3.48/6.37  36.44/47.32 11.77/16.86  6.36/10.33  3.64/6.26 
Start-up latency (ms)  0.323  2.17 6.52 2.08  0.0242 
Unloaded VDD/IDD (V/mA)  3.3/2.8 3.3/3.2  3.3/13.8 3.3/13.1  3.3/3.0 
Unloaded power (mW)  9.2 10.6  45.5 43.2  9.9 
*These are devices that are currently available via distribution channels; devices exhibiting better performance may exist 
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Summary 
None of the emerging frequency generators 
directly rival quartz on all metrics 
CMOS implementations offer: 
– Lowest phase noise (despite much lower Q) 
– Lowest jitter (integrated and period) 
– Integration potential (standard CMOS) 
– A single die frequency generator 
– Low power (Mobius implementation) 
– Highest functionality 
MEMS implementations generally offer: 
– Slightly better frequency accuracy 
– Low power (Discera implementation) 
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APPLICATIONS, FUTURE 
TRENDS AND CONCLUSION 
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Applications: Wireline 
 Wireline: well-suited 
– 100 – 500ppm 
– Jitter determines BER 
– Low power 
– High frequency 
– Replace channel-rate PLL? 
 Many interfaces 
– USB, S-ATA, PCIe, Ethernet 
 Requirements 
– Low-profile 
– Low-cost 
– Low-power  
– High-reliability 
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Applications: Wireline (USB) 
Conclusions  Introduction  Silicon freq. gen.  CMOS oscillators  Benchmarking 86 of 91 
Applications: Wireless 
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Applications: Wireless 
 Narrowband: not suited 
– Reciprocal mixing 
– Served by TCXO (<5ppm)  
 Wideband: well-suited 
– Looser accuracy  
– High-frequency 
– Low start-up latency 
– Low-power 
 Other applications? 
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Future trends 
 On CMOS oscillators  
– Advances in RF-CMOS will enable better CMOS oscillators 
– CMOS oscillators are challenging to develop, but offer the best 
performance, form-factor and cost 
 CMOS vs. MEMS 
– MEMS is likely to continue to scale to better accuracies than CMOS 
oscillators 
– BUT, CMOS oscillators are ~10 years behind MEMS in development 
 Quartz 
– Quartz will not be displaced en masse 
– Emerging technologies complement existing frequency generation 
products, particularly against dimensions where quartz no longer 
scales 
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Conclusions 
Frequency generation has been an exciting 
technical space for well over 100 years  
(and particularly in the past 5-10 years) 
Limitations in quartz scaling are nearing and 
market demands are beyond scaling limits 
New technologies, such as CMOS and MEMS 
oscillators do not rival quartz on all 
dimensions 
The presented CMOS oscillators offer the best 
overall performance in a standard integrated 
platform 
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QUESTIONS WELCOME 
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